基于FPGA的GPIB控制器的IP核設(shè)計(jì)

基于FPGA的GPIB控制器的IP核設(shè)計(jì)

ID:36396131

大?。?0.43 MB

頁(yè)數(shù):82頁(yè)

時(shí)間:2019-05-10

基于FPGA的GPIB控制器的IP核設(shè)計(jì)_第1頁(yè)
基于FPGA的GPIB控制器的IP核設(shè)計(jì)_第2頁(yè)
基于FPGA的GPIB控制器的IP核設(shè)計(jì)_第3頁(yè)
基于FPGA的GPIB控制器的IP核設(shè)計(jì)_第4頁(yè)
基于FPGA的GPIB控制器的IP核設(shè)計(jì)_第5頁(yè)
資源描述:

《基于FPGA的GPIB控制器的IP核設(shè)計(jì)》由會(huì)員上傳分享,免費(fèi)在線閱讀,更多相關(guān)內(nèi)容在學(xué)術(shù)論文-天天文庫(kù)。

1、西南交通大學(xué)碩士學(xué)位論文基于FPGA的GPIB控制器的IP核設(shè)計(jì)姓名:陳立超申請(qǐng)學(xué)位級(jí)別:碩士專業(yè):微電子學(xué)與固體電子學(xué)指導(dǎo)教師:楊小雪20080501西南交通大學(xué)碩士研究生學(xué)位論文第lI頁(yè)AbstractSOChasbecomethemainsystemimplementationtechnology.NRErisks,time-to-marketpressure,andever-increasingdesigncomplexity,allthesefactorsdrovetheSOCindustrydividedintothreeparts:IPprovider,designservi

2、ceprovider,andchipintergratoLTheSOCentersaneweara:platform·basedSOCdesignwithvariousIPintegrations.ThestrictlyverifiedandreliableIPcoresareplayingallessentialandsignificantroleintheSOCdesignflow.Meanwhile,aseriesofnewdesign,verification,manufacturemethodologiesandEDAtoolshavebeenemegingorbeingdeve

3、lopedtohandletheseissues.GPIBcontrolleriswidelyusedinautomatictestfield,forit’Sthecorcchipinmakingupthetestsystem.TheauthorcomesouttheideaofdesigntheIPcoreofGPIBcontrolchipusingFPGAtechnologybyreferringtoquantitiesoftechnicalbook,theanalyzeofintegratecircuit’Sdevelopmentintheworldandthefactofourst

4、affroom.ThedesignandrealizationoftheGPIBcontrollerbaseonFPGAwillbedescribedindetailsthistheme.Firstly,thisthesisintroducesthebackgroundandsignificanceabouttheGPIBcontrollerbasingonFPGA.Sencondly,thebasicknowledgeofdesignFPGAisdescribed.Inthecharacter,IonlydescribetheGPIBbustothepoint.Thereemphasis

5、ishowtouseFPGAtodesigntheIEEE一488.2protocolandintroducetheIPcoreofGPIBcontrollerteninterfacesfunction,especiallythedesigningofstatemachineaccordingtoIEEE·488.Inaddition,itdiscussesthedesigningofdatachannel.Basingonthebuildingblockdesignthought,wesplitthewholesystemintosomelittlemodules,usingtheVer

6、ilogHDLtoaccomplishthemandverifyitwithModelsimafteritissynthesizedbySynplify.Afterallthemoduleswerefinished,thesystemsoftIPcorecanbeinstalledbylinkingallthemodule’Ssymboltogether.Atlast,VerilogHDLcodewasimplementedonFPGAbyEDAt001.Inordertoverifytheidea,workingstatesimulationofGPIBcontrollerwithEDA

7、toolswascarriedout,andsatisfyingresultwasobtained.Finally,thispapersummarizedthedesignIPcoreofGPIBcontrollerbasedonFPGAandproposed西南交通大學(xué)碩士研究生學(xué)位論文第lII頁(yè)thedevelopmenttendencyofcurrentGPIBcontrollerdesignandpointing

當(dāng)前文檔最多預(yù)覽五頁(yè),下載文檔查看全文

此文檔下載收益歸作者所有

當(dāng)前文檔最多預(yù)覽五頁(yè),下載文檔查看全文
溫馨提示:
1. 部分包含數(shù)學(xué)公式或PPT動(dòng)畫的文件,查看預(yù)覽時(shí)可能會(huì)顯示錯(cuò)亂或異常,文件下載后無(wú)此問(wèn)題,請(qǐng)放心下載。
2. 本文檔由用戶上傳,版權(quán)歸屬用戶,天天文庫(kù)負(fù)責(zé)整理代發(fā)布。如果您對(duì)本文檔版權(quán)有爭(zhēng)議請(qǐng)及時(shí)聯(lián)系客服。
3. 下載前請(qǐng)仔細(xì)閱讀文檔內(nèi)容,確認(rèn)文檔內(nèi)容符合您的需求后進(jìn)行下載,若出現(xiàn)內(nèi)容與標(biāo)題不符可向本站投訴處理。
4. 下載文檔時(shí)可能由于網(wǎng)絡(luò)波動(dòng)等原因無(wú)法下載或下載錯(cuò)誤,付費(fèi)完成后未能成功下載的用戶請(qǐng)聯(lián)系客服處理。